Verification Lead

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

THE ROLE:

We are seeking a seasoned Verification Lead with expertise and significant interest in Verification Architecture. You have had significant success driving verification of complex design for various product roadmaps and product requirements. You are meticulous about First Time Tapeout, with Zero bugs, Power, Performance and Error Scenarios while driving schedule and managing team across geography. This senior role will stretch you as you lead Verification teams in new directions, network with our world-class, patent-holding think-tank, and negotiate amongst design teams, architecture, and business unit executives.

THE PERSON:

You have a passion for digital design and verification in general. You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

• Collaborate with architects, hardware and firmware engineers to understand the features to be verified. Influence product features and capabilities for successful products.
• Comprehend the SOC as a complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features, optimizing for performance and power
• As an overall block owner, Take ownership of any related verification tasks (power, performance, safety, DFX)
• Define and Review test plans, test benches, and tests using System Verilog and UVM
• Debug RTL and Gate simulations and work with HW and SW development teams to verify fixes
• Review functional and code coverage metrics to meet the coverage requirements
• Develop and improve existing verification flows and environments
• Provide technical support to immediate team members and influence other teams with technical expertise.

PREFERRED EXPERIENCE:

• Strong understanding of verification architecture and logic design
• Knowledge of Verilog/System Verilog and UVM flows
• Experience with verification flows like assertion and metric-driven verification
• Working knowledge of C/C++ and assembly programming languages
• Exposure to scripting (python preferred) for post-processing and automation
• Strong knowledge of automation, power verification, performance verification, DFX verification, Safety verification.
• Proven record of leading mid/big sized team with successful tape outs.

ACADEMIC CREDENTIALS:

• Bachelor's or Master's degree in related discipline preferred

LOCATION: San Jose, CA

#LI-DW1

#LI-HYBRID

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.