Algorithm & Analysis Engineer (Junior Level) - SEAL - Open Rank (Onsite)

The Georgia Tech Research Institute (GTRI) is the nonprofit, applied research division of the Georgia Institute of Technology (Georgia Tech).Founded in 1934 as the Engineering Experiment Station, GTRI has grown to more than 2,900 employees, supporting eight laboratories in over 20 locations around the country and performing more than $940 million of problem-solving research annually for government and industry.GTRI's renowned researchers combine science, engineering, economics, policy, and technical expertise to solve complex problems for the U.S. federal government, state, and industry.

Georgia Tech's mission is to develop leaders who advance technology and improve the human condition. The Institute has nine key values that are foundational to everything we do:

1. Students are our top priority.
2. We strive for excellence.
3. We thrive on diversity.
4. We celebrate collaboration.
5. We champion innovation.
6. We safeguard freedom of inquiry and expression.
7. We nurture the wellbeing of our community.
8. We act ethically.
9. We are responsible stewards.

Over the next decade, Georgia Tech will become an example of inclusive innovation, a leading technological research university of unmatched scale, relentlessly committed to serving the public good; breaking new ground in addressing the biggest local, national, and global challenges and opportunities of our time; making technology broadly accessible; and developing exceptional, principled leaders from all backgrounds ready to produce novel ideas and create solutions with real human impact.

Smyrna, GA (Metro Atlanta)

The Sensors and Electromagnetic Applications Laboratory (SEAL) of the Georgia Tech Research Institute (GTRI) is seeking engineers and scientists who have a background in digital signal processing with an interest in analysis and evaluation of electronic attack (EA) and electronic protection (EP) techniques.

We are seeking individuals with a background in digital signal processing (DSP). The ideal candidate will possess a background in DSP with an interest in applying those techniques to EA/EP algorithm performance prediction and analyzing candidate EA/EP techniques. The candidate will also have experience in evaluating the feasibility of EA/EP requirements for radar. Experience in working with EA/EP signal processing in radars, or a similar related field, is highly desirable.

As a researcher in the Air and Missile Defense Division (AMDD), candidates will work on a variety of projects supporting both US Army and Missile Defense Agency (MDA) radars. At GTRI, candidates have an excellent opportunity to grow technically and to support program management and business development activities as their careers evolve.

The Algorithm & Analysis Engineer is responsible for the development and support of state-of-the-art algorithms involving data fusion, sensor fusion, machine learning, manned/unmanned avionics improvement programs, and genetic programming. The Algorithm & Analysis Engineer focuses on the design, analysis, software/hardware implementation, optimization, profiling, and experimental evaluation of computer algorithms, bridging the gap between algorithm theory and practical applications of algorithms in software engineering. Additionally, the Algorithm & Analysis Engineer conducts statistical analysis of multi-modal and time-varying data to characterize and quantify system qualities and deficiencies, resulting in recommendations and development of improvements.

• Perform data cleaning and fundamental data analysis using existing tools with senior guidance
• Execute algorithm tests in accordance with limited direction from senior researchers
• Contribute to algorithm design discussions
• Design and/or modify aspects of algorithm design and implementation
• Contribute to technical report execution
• Participate in sponsor discussions of program technical status and research results
• Accompany lead engineer to sponsor sites for meetings and analysis
• Accomplish specific technical and writing objectives for the development of conference presentations and journal publications
• Aid in literature searches

• Analyzing performance of electronic attack and electronic protection techniques
• Documenting research in briefings, papers, and reports

• Background and experience in digital signal processing through coursework or work experience
• Candidates currently enrolled in an accredited degree program relevant to this position will be considered. The candidate must have a graduation date of no later than December 2024.

• Active Secret Clearance
• 1+ years EA/EP technique analysis
• 2+ years DSP work experience
• Experience in radar or EA/EP technique analysis
• Experience evaluating the feasibility of EA/EP requirements for radar/RF systems
• Experience briefing customers or similar audience on research and work performed

10% - 25% travel

This position vacancy is an open-rank announcement. The final job offer will be dependent on candidate qualifications in alignment with Research Faculty Extension Professional ranks as outlined in section 3.2.1 of the Georgia Tech Faculty Handbook

• 2 years of related experience with a Bachelor's degree in Electrical Engineering, Mathematics or Physics.
• 0 years of related experience with a Masters' degree in Electrical Engineering, Mathematics or Physics.

Due to our research contracts with the U.S. federal government, candidates for this position must be U.S. Citizens.

Candidates must be able to obtain and maintain an active security clearance.

Comprehensive information on currently offered GTRI benefits, including Health & Welfare, Retirement Plans, Tuition Reimbursement, Time Off, and Professional Development, can be found through this link: https://benefits.hr.gatech.edu/.

The Georgia Institute of Technology (Georgia Tech) is an Equal Employment Opportunity Employer. The University is committed to maintaining a fair and respectful environment for all. To that end, and in accordance with federal and state law, Board of Regents policy, and University policy, Georgia Tech provides equal opportunity to all faculty, staff, students, and all other members of the Georgia Tech community, including applicants for admission and/or employment, contractors, volunteers, and participants in institutional programs, activities, or services. Georgia Tech complies with all applicable laws and regulations governing equal opportunity in the workplace and in educational activities.

Georgia Tech prohibits discrimination, including discriminatory harassment, on the basis of race, ethnicity, ancestry, color, religion, sex (including pregnancy), sexual orientation, gender identity, gender expression, national origin, age, disability, genetics, or veteran status in its programs, activities, employment, and admissions. This prohibition applies to faculty, staff, students, and all other members of the Georgia Tech community, including affiliates, invitees, and guests. Further, Georgia Tech prohibits citizenship status, immigration status, and national origin discrimination in hiring, firing, and recruitment, except where such restrictions are required in order to comply with law, regulation, executive order, or Attorney General directive, or where they are required by Federal, State, or local government contract.

The University System of Georgia is comprised of our 26 institutions of higher education and learning as well as the System Office. Our USG Statement of Core Values are Integrity, Excellence, Accountability, and Respect. These values serve as the foundation for all that we do as an organization, and each USG community member is responsible for demonstrating and upholding these standards. More details on the USG Statement of Core Values and Code of Conduct are available in USG Board Policy 8.2.18.1.2 and can be found on-line at https://www.usg.edu/policymanual/section8/C224/#p8.2.18_personnel_conduct.

Additionally, USG supports Freedom of Expression as stated in Board Policy 6.5 Freedom of Expression and Academic Freedom found on-line at https://www.usg.edu/policymanual/section6/C2653.